Abstract-
I. INTRODUCTION
With increasing mobile users affecting the decreased bit rates (multi rate) and the limited bandwidth that makes the performance of data transmission decreases. One technique that can handle large amounts of data can be sent quickly and with limited bandwidth is the OFDM multicarrier modulation technique. OFDM is a transmission technique that divides the data-rate stream into a lower data-rate stream, which is then transmitted in multiple sub-carriers and converts the multipath frequency selective fading channel into a flat fading channel [1] - [3] .
During the development of multicarrier on OFDM, it turned OFDM there are still shortcomings. One of them limited the ability of IFFT and FFT [2] , [4] . Because of the large number of sub-carriers produced so that the high PAPR value makes OFDM performance decrease [3] . The multicarrier alternative technique from the previous one is the modulation using the wavelet of OWDM [1] . OWDM is conceptually the same as OFDM, which distinguishes OWDM using wavelet transform so if in OFDM the system is IFFT and FFT while OWDM uses IDWT and DWT. This wavelet supports multicarrier and is applied using a bank filter or Nlevel [5] - [7] .
To prove the existing theory from the studies has been done, it needs to be simulated and implemented. The results from the simulation will be implemented to the VHSIC Hardware Description Language coding language in the Xilinx ISE software. In this research we use Spartan-6 FieldProgrammable Gate Array (FPGA) from Xilinx™ [8] . With the implementation of OWDM in FPGA hopefully provide real results and appropriate with existing theory.
II. BASIC THEORY AND CONFIGURATION

A. Orthogonal Wavelet Division Multiplexing
Orthogonal Wavelet Division Multiplexing (OWDM) is an alternative multicarrier technique from the previous multicarrier technique that is OFDM where OWDM uses DWT. The intended use of DWT is modulation and its demodulation is captured by wavelets, not by Fourier Transform. OWDM in communication system consists of signal synthesis process in the form of bank filter with multiple input and one output on transmitter. Each input is a sub-symbol of the super-symbol as the output of the modulation scheme. While output is an OWDM signal that represents super-symbol [1] .
The synthesis process generates the OWDM signal as a combination of the weighted OWDM pulses. Each weighted OWDM pulse is a representation of the symbol. In the receiver the process of signal analysis using a bank filter, with one input and multiple output.
B. Wavelet Transform
Wavelet Transform reduces the complexity of the sending and receiving systems for each subcarrier. DWT is used to produce an orthogonal subcarrier. Implementation of discrete wavelet transforms can be done by passing signals into two DWT filters, namely high pass filter (HPF) and low pass filter (LPF), where HPF is used to analyze the high frequencies and LPF is used to analyze the low frequencies. The mathematical formula DWT and IDWT can be represented as (1), (2), (3) [1], [5] :
where c high (k) = high frequency signal, c low (k) = low frequency signal, x(k) = information signal, g(k) and h(k) = digital filter coefficients.
Equation (1) and (2) 
C. Binary Phase Shift Keying (BPSK)
In BPSK modulation, the carrier frequency is changed between two values denoting the binary state 1 and 0 to the transmission symbol 1 and -1. In this case the phases of the carrier frequencies differs each other by radians or 180 o . In this case the signal on BPSK is also called PRK (Phase Reversal Keying). This signal is used to convey binary digits 0 and 1 respectively. BPSK waveform has the equation as stated on (4) . BPSK Modulator has block diagram as shown in Fig. 3 .
For demodulation on BPSK is the inverse of BPSK modulation process where the output signal that will enter into BPSK demodulation is changed first to 1 and -1 then it will be translated into 0 and 1 using BPSK constellation diagram. BPSK demodulator has block diagram as shown in Fig. 4 .
III. DESIGN AND SIMULATION
A. System Diagram
The modeling of the OWDM system uses DWT, in which the transmitter process is reconstructed with IDWT while the receiver is decomposed with DWT. The number of sub-bands used is 4. The number of sub-bands depends on the number of levels on DWT filter bank with the formula (N + 1) where N is the number of levels. Serial to parallel is useful for converting signals from series to parallel and vice versa. In BPSK modulator and demodulator there is a change of analog signal to digital signal and vice versa. Fig. 5 shows a block diagram of OWDM processing[1] [6] . Table I is the technical parameters of OWDM using DWT techniques that will be used for the simulation and implementation process. Fig. 6 show the step of OWDM design using DWT techniques that will be used for the simulation and implementation process. From this flowchart it is show that simulation on MATLAB and VHDL Design are used for verify our design.
B. Simulation Parameters
C. Flow Chart
IV. IMPLEMENTATION AND RESULTS
A. System Simulation Results on ModelSim®
To test the system that has been designed, a test bench that generates a certain row of bits is used. The test bench works on the rising edge clock, meaning the system will be active when the clock changes from '0' to '1'. To simulate the code, the DWT architecture has been connected with Serial-toParallel as showed on Fig. 7 . Fig. 7 shows that the output data yields the 16 bit data length displayed per-bit with the real value, then the output shows the simulation of the DWT Filter of the bank passed through the Parallel to Serial block. Fig. 8 shows that the output data produces a 1-bit data length on the receiver that has passed the Demodulator / Mapper BPSK block. The whole process from the beginning to the results obtained from OWDM computing resulted in a delay process of 9.422 ns. System Utilities After designing and tested through simulation, then done synthesis on Xilinx ISE 14.5 software. Table II shows the result of the whole system synthesis of OWDM algorithm. From the results of the synthesis can be obtained some parameters needed in the implementation on the FPGA. From Table II it is found that the use of Number of Slices Registers is about 0.133% of the total resources available. Each slices consists of 2 LUTs and 2 flip-flops. We can see that the Number of Slice LUT's is 52% and the Number of fully used LUT-FF pairs is 1.188%, it means the design has been designed more as a sequential logic.
The synthesis process also gives the result of minimum period and maximum frequency of the system. The minimum period generated is 75.668 ns and the maximum frequency is 13.216 MHz, so with that frequency the OWDM algorithm prototype using DWT technique can be implemented under the spartan-6 FPGA frequency of 100 MHz.
C. System Simulation Implemented on FPGA
To find out whether the application program can run and successfully process the data, then used a Xilinx® ChipScope Pro software. When using ChipScope, because the bench test program can be not used in implementation, then used an additional prototype block that serves as a signal generator. Because the signal generator functions to generate rows of bits randomly over a period of time. In prototype signal generator generated signal with 1 bit increments for 10 clock or 100 ns. The process of generating this signal will continue during the clock of the system also continues to run, and the clock condition is the rising edge. Below is an image showing the output of the system on Xilinx® ChipScope Pro.
From Fig. 9 we can see that the ChipScope's output is the same as the simulation output in the ModelSim® software in Fig. 7 . So it can be concluded that the OWDM algorithm prototype using DWT Filter Bank which has been designed can be implemented on FPGA ATLYS Spartan-6 XC6SLX45 CSG324C.
V. CONCLUSIONS Based on the results of the design and implementation of the OWDM Algorithm that has been done on the Spartan-6 FPGA board, it can be concluded as designing OWDM algorithm using DWT technique can be done up to system functional simulation stage. Designing prototype OWDM algorithm using DWT technique has been successfully implemented on board ATLYS Spartan-6 XC6SLX45 CSG324C. From the simulation result, the system can run the function with total processing time of 9,422 ns where 4,035 ns is logic and 5,387 ns is route (42.8% logic, 57.2% route). The resulting system has a minimum period of 75,668 ns and working frequency below the working frequency of Spartan-6 FPGA, i.e. 13.216 MHz. With these frequencies still below the availability of resources on the FPGA, the system can be implemented on the board. Design result successfully synthesized and generate OWDM Algorithm resources obtained 0.133 Fig. 9 . System output on Xilinx® ChipScope Pro obtained that the use of Number of Slices Registers about 0.133% of available resources, 48% Number of Slice LUTs, 1% Number of fully used LUT-FF pairs, 0% Number of bonded IOBs, 12% Number of BUFG / BUFGCTRL / BUFHCEs and 20% Number of DSP48A 1s. With the percentage of LUT-FF Slices smaller than LUTs, the prototype is designed more combinational logic than sequential logic.
